

Energy-efficient & High-performance Instruction Fetch using a Block-aware ISA

Ahmad Zmily and Christos Kozyrakis

Electrical Engineering Department Stanford University

Motivation

- Processor front-end engine
 - Performs control flow prediction & instruction fetch
 - Sets upper limit for performance
 - * Cannot execute faster than you can fetch
- * However, energy efficiency is also important
 - Dense servers
 - Same processor core in server and notebook chips
 - Environmental concerns



- Focus of this paper
 - Can we build front-ends that achieve both goals?

The Problem

Front-end detractors

- Instruction cache misses
- Multi-cycle instruction cache accesses
- Control-flow mispredictions & pipeline flushing
- * The cost for a 4-way superscalar processor
 - 48% performance loss
 - 21% increase in total energy consumption



Ahmad Zmily, ISLPED'05

Motivation

- * A block-aware instruction set architecture
 - Decouples control-flow prediction from instruction fetching
 - Allows software to help with hardware challenges
- Talk outline
 - BLISS overview
 - * Instruction set and front-end microarchitecture
 - BLISS opportunities
 - * Performance optimizations
 - * Energy optimizations
 - Experimental results
 - * 14% performance improvement
 - * 16% total energy improvement
 - Conclusions

Outline

BLISS Instruction Set



- Explicit basic block descriptors (BBDs)
 - Stored separately from instructions in the text segment
 - Describe control flow and identify associated instructions
- Execution model
 - PC always points to a BBD, not to instructions
 - Atomic execution of basic blocks

32-bit Descriptor Format

4	9	4	13	2
Туре	Offset	Length	Instruction Pointer	Hints

- **Type**: type of terminating branch
 - Fall-through, jump, jump register, forward/backward branch, call, return, ...
- * Offset: displacement for PC-relative branches and jumps
 - Offset to target descriptor
- * Length: number of instruction in the basic block
 - 0 to 15 instructions
 - Longer basic blocks use multiple descriptors
- Instruction pointer: address of the first instruction in the block
 - Remaining bits from TLB
- Hints: optional compiler-generated hints
 - This study: branch hints
 - Biased taken/non-taken branches

Overview

BLISS Code Example

```
numeqz=0;
for (i=0; i<N; i++)
  if (a[i]==0) numeqz++;
  else foo();
```

- * Example program in C-source code:
 - Counts the number of zeros in array a
 - Calls foo() for each non-zero element

BLISS Code Example

BBD1: FT , ,1	addu r4,r0,r0	١
RRD7. R F RRD4 7	L1:lw r6,0(r1)	
DDD2. D_F , DDD4, 2	bneqz r6,L2	
DDD2. I DDD5 1	addui r4,r4,1	
BBD3: J, BBD5, I	j L3	
BBD4: JAL, FOO, 0	L2:jal FOO	
	L3:addui r1,r1,4	
BBD5: B_B, , 2	bneq r1,r2,L1	

- All jump instructions are redundant
- Several branches can be folded in arithmetic instructions
 - Branch offset is encoded in descriptors

Overview

SSIT

BLISS Decoupled Front-End



Ahmad Zmily, ISLPED'05

Overview

BLISS

⁹ branch type



BLISS Decoupled Front-End



- **BB-cache hit**
- Push descriptor & predicted target in BBQ
 Instructions fetched and predicted (decapied) target
 - Continue fetching from predicted BBD address

Ahmad Zmily, ISLPED'05

10 branch type Overview

BLISS

BLISS Decoupled Front-End



- BB-cache miss
 - Wait for refill from L2 cache
 - * Calculate 32-bit instruction and the calculate 32-bit instruction of the calculate 32-bit instructia
 - Back-end only stalls when BBQ and IQ are drained

Ahmad Zmily, ISLPED'05

branch type

Overview

BLISS

BLISS Decoupled Front-End



- Control-flow misprediction

 - Flush pipeline including BBQ and IQ Restart from correct BBD Page Sted branch target

Ahmad Zmily, ISLPED'05

12 branch type

Performance Optimizations (1)

I-cache is not in the critical path for speculation

- BBDs provide branch type and offsets
- Multi-cycle I-cache does not affect prediction accuracy
- BBQ decouples predictions from instruction fetching
 - * Latency only visible on mispredictions
- * I-cache misses can be tolerated
 - BBQ provides early view into instruction stream
 - Guided instruction prefetch



Performance Optimizations (2)

Judicious use and training of predictor

- All PCs refer to basic block boundaries
- No predictor access for fall-through or jump blocks
- Selective use of hybrid predictor for different types of blocks
 - * If branch hints are used
- Better target prediction
 - No cold-misses for PC-relative branch targets
 - 36% less number of pipeline flushes with BLISS

Front-End Energy Optimizations (1)

* Access only the necessary words in I-cache

- The length of each basic block is known
- Use segmented word-lines
- * Serial access of tags and data in I-cache
 - Reduces energy of associative I-cache
 - * Single data block read
 - Increase in latency tolerated by decoupling
 - Merged I-cache accesses
 - For blocks in BBQ that access same cache lines



Front-End Energy Optimizations (2)

Judicious use and training of predictor

- All PCs refer to basic block boundaries
- No predictor access for fall-through or jump blocks
- Selective use of hybrid predictor for different types of blocks
 - * If branch hints are used
- Energy saved on mispredicted instructions
 - Due to better target and direction prediction
 - The saving is across the whole processor pipeline
 - * 15% of energy wasted on mispredicted instructions

Experiments

Evaluation Methodology

- 4-way superscalar processor
 - Out-of-order execution, two-level cache hierarchy
 - Simulated with Simplescalar & Wattch toolsets
 - SpecCPU2K benchmarks with reference datasets
- * Comparison: fetch-target-block architecture (FTB) [Reinman et al.]
 - Similar to BLISS but pure hardware implementation
 - Hardware creates and caches block and hyperblock descriptors
 - Similar performance and energy optimizations applied
- BLISS code generation
 - Binary translation from MIPS executables



Experiments

BLISS

Front-end Parameters

	Base	FTB	BLISS
Fetch Width	4 Instructions	1 Fetch block	1 Basic block
Target	BTB: 1K entries	FTB: 1K entries	BB-cache: 1K entries
Predictor	4-way	4-way	4-way
	1 cycle access	1 cycle access	1 cycle access
			8 entries per line
Decoupling Queue		8 Entries	
I-cache Latency	2-cycle pipelined	3-cycle pipelined	

* BTB, FTB, and BB-cache have exactly the same capacity

Performance



- Consistent performance advantage for BLISS
 - 14% average improvement over base
 - 9% average improvement over FTB
- Sources of performance improvement
 - 36% reduction pipeline flushes compared to base
 - 10% reduction in I-cache misses due to prefetching

Experiments

FTB vs BLISS



- * FTB \Rightarrow higher fetch IPC
 - Optimistic, large blocks needed to facilitate block creation
 - But they lead to overspeculation & predictor interference
 - * Bad for performance and energy
- * BLISS \Rightarrow higher commit IPC
 - Blocks defined by software
 - Always available in L2 on a miss, no need to recreate
 - But, no hyperblocks
 - * Suboptimal only for 1 SPEC benchmark (vortex)

Front-End Energy



- * 65% energy reduction in the front-end
 - 40% in the instruction cache
 - 12% in the predictors
 - 13% in the BTB/BB-cache
- Approximately 13% of total chip energy in front-end
 - I-cache, predictors, and BTB are bit SRAMs

Experiments

BLISS

Ahmad Zmily, ISLPED'05

Total Chip Energy



BLISS



- Total energy = front-end + back-end + all caches
- BLISS leads to 16% total energy savings over base
 - Front-end savings + savings from fewer mispredictions
 - FTB leads to 9% savings
- ED2P comparison (appropriate for high-end chips)
 - BLISS offers 83% improvement over base
 - FTB limited to 35% improvement

Ahmad Zmily, ISLPED'05

Conclusions

- BLISS: a block-aware instruction set
 - Block descriptors separate from instructions
 - Expressive ISA to communicate software info and hints
- Enabled optimizations
 - Better prediction accuracy, tolerate I-cache misses
 - Judicious use of I-cache/predictors, less energy on mispredictions



- * Result: better performance **and** energy consumption
 - 14% performance improvement
 - 16% total energy improvement
 - Compares favorably to hardware-only scheme